

Digital Circuits and Design

D. P. Kothari

Director Research, GPGI, Nagpur

Former Director-In-Charge, Indian Institute of Technology Delhi

Former Vice Chancellor, VIT, Vellore and Former Principal, VNIT, Nagpur

J. S. Dhillon

Professor

Department of Electrical and Instrumentation Engineering

Sant Longowal Institute of Engineering and Technology

Longowal, Punjab, India

PEARSON

Delhi • Chennai

Senior Editor—Acquisitions: Anita Yadav
Editor—Production: M. Balakrishnan

Copyright © 2016 Pearson India Education Services Pvt. Ltd

This book is sold subject to the condition that it shall not, by way of trade or otherwise, be lent, resold, hired out, or otherwise circulated without the publisher's prior written consent in any form of binding or cover other than that in which it is published and without a similar condition including this condition being imposed on the subsequent purchaser and without limiting the rights under copyright reserved above, no part of this publication may be reproduced, stored in or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording or otherwise), without the prior written permission of both the copyright owner and the publisher of this book.

ISBN 978-93-325-4353-9

First Impression

Published by Pearson India Education Services Pvt. Ltd,
CIN: U72200TN2005PTC057128, formerly known as TutorVista Global Pvt. Ltd,
licensee of Pearson Education in South Asia.

Head office: A-8 (A), 7th Floor, Knowledge Boulevard, Sector 62, Noida 201 309,
Uttar Pradesh, India.

Registered office: Module G4, Ground Floor, Elnet Software City, TS-140, Blocks 2 & 9,
Rajiv Gandhi Salai, Taramani, Chennai 600 113, Tamil Nadu, India.

Fax: 080-30461003, Phone: 080-30461060

www.pearson.co.in, Email: companysecretary.india@pearson.com

Compositor: SRS Technologies, Puducherry
Printed in India.

Brief Contents

Preface *xxvii*

About the Authors *xxxi*

Chapter 1 Introduction	1.1–1.27
Chapter 2 Number System	2.1–2.102
Chapter 3 Digital Logic	3.1–3.40
Chapter 4 Combinational Logic Design	4.1–4.101
Chapter 5 Logic Circuit Design: Arithmetic Operation	5.1–5.105
Chapter 6 Logic Circuit Design: Data Processing	6.1–6.66
Chapter 7 Flip-Flops	7.1–7.58
Chapter 8 Design of Sequential Circuits	8.1–8.107
Chapter 9 Registers	9.1–9.46
Chapter 10 Counters	10.1–10.74
Chapter 11 Memory	11.1–11.90
Chapter 12 Analog-to-Digital Conversion	12.1–12.48

Chapter 13	Logic Description Using VHDL	13.1–13.69
Chapter 14	Digital Logic Families	14.1–14.69
Chapter 15	Clocks and Timing Circuits	15.1–15.30
<i>Bibliography</i>	<i>B.1</i>	
<i>Index</i>	<i>I.1</i>	

Contents

Preface *xxvii*

About the Authors *xxxi*

CHAPTER 1	INTRODUCTION	1.1
1.1	History of Digital Electronics Systems	1.1
1.1.1	Evolution of Electronics	1.2
1.1.2	Evolution of Transistors	1.3
1.1.3	Evolution of ICs	1.3
1.1.4	Evolution of Computers	1.4
1.2	Signal and Systems	1.5
1.3	Analog Signals and Systems	1.6
1.3.1	Direct Signals	1.6
1.3.2	Alternating Signal	1.6
1.3.3	Sinusoidal Signal	1.8
1.3.4	Waveform	1.8
1.3.5	Cycle	1.8
1.3.6	Time Period	1.8
1.3.7	Frequency	1.9
1.3.8	Peak Value	1.9
1.3.9	Peak-to-Peak Value	1.9
1.3.10	Instantaneous Value	1.9
1.3.11	Periodic Functions	1.9
1.4	Digital System and Signals	1.11
1.5	Logic Levels and Pulse Waveforms	1.11
1.6	Digital Waveform and Binary Information	1.16
1.6.1	Data Transfer	1.17
1.7	Advantages of Digital Technology	1.18
1.8	Limitations of Digital Technology	1.19
1.9	Advances in Digital Technology	1.20

1.10	Digital Information Storage	1.21
1.11	Digital Computing Systems	1.21
1.11.1	Advances in Computing Systems	1.23
	<i>Summary</i>	1.24
	<i>Multiple Choice Questions</i>	1.26
	<i>Questions</i>	1.27
CHAPTER 2	NUMBER SYSTEM	2.1
2.1	Decimal Number System	2.2
2.1.1	Conversion of Base- r Number to Decimal Number	2.4
2.1.2	Conversion from Decimal Number to Base- r Number	2.7
2.1.3	Base- r Arithmetic	2.9
2.1.4	Complement Form	2.11
2.1.5	Base- r Subtraction using Complement	2.15
2.2	Binary Number System	2.18
2.2.1	Binary to Decimal Conversion	2.19
2.2.2	Decimal to Binary Conversion	2.20
2.3	Binary Arithmetic	2.22
2.3.1	Binary Addition	2.23
2.3.2	Binary Subtraction	2.24
2.4	Signed Numbers	2.26
2.4.1	Sign Magnitude Representation	2.27
2.4.2	One's Complement (Radix-minus-one Complement)	2.27
2.4.3	Two's Complement (True Complement)	2.29
2.5	Binary Subtraction using Complement	2.31
2.5.1	Subtraction with 1's Complement	2.31
2.5.2	Binary Subtraction with 2's Complement	2.32
2.6	Binary Multiplication	2.33
2.7	Binary Division	2.36
2.8	Octal Number System	2.37
2.8.1	Octal to Binary Conversion	2.40
2.8.2	Binary to Octal Conversion	2.40
2.8.3	Octal Arithmetic	2.42
2.9	Hexadecimal Number System	2.44
2.9.1	Hexadecimal to Binary Conversion	2.45
2.9.2	Binary to Hexadecimal Conversion	2.46
2.9.3	Hexadecimal to Octal Conversion	2.48
2.9.4	Octal to Hexadecimal Conversion	2.48
2.9.5	Hexadecimal Arithmetic	2.49

2.10 Binary Codes	2.52
2.10.1 Weighted and Non-weighted Code	2.52
2.10.2 Sequential Codes	2.54
2.11 BCD Code	2.56
2.11.1 BCD Addition	2.58
2.11.2 BCD Subtraction	2.59
2.11.3 BCD Subtraction using 9's Complement	2.60
2.11.4 BCD Subtraction using 10's Complement	2.61
2.12 Excess-3 Code	2.63
2.12.1 Xcess-3 (XS-3) Addition	2.64
2.12.2 Excess-3 (XS-3) Subtraction	2.65
2.12.3 Excess-3 (XS-3) Subtraction using 9's Complement	2.67
2.12.4 Excess-3 (XS-3) Subtraction using 10's Complement	2.69
2.13 Gray Code	2.70
2.13.1 Binary to Gray Code Conversion	2.72
2.13.2 Gray to Binary Code Conversion	2.72
2.14 Alphanumeric Code	2.74
2.14.1 American Standard Code for Information Interchange (ASCII) Code	2.74
2.14.2 Extended Binary-coded Decimal Interchange Code (EBCDIC)	2.75
2.14.3 Unicode Characters	2.76
2.15 Error Detection Codes	2.76
2.15.1 Parity	2.77
2.15.2 Block Parity	2.78
2.15.3 Five-bit Codes	2.80
2.15.4 The Biquinary Code	2.80
2.15.5 The Ring Counter Code	2.81
2.15.6 Check Sums	2.81
2.15.7 Error-correcting Code	2.83
2.16 Multi-Precision Numbers	2.87
2.16.1 Floating-point Numbers	2.87
2.16.2 Binary Floating-point Numbers	2.89
2.16.3 IEEE Standard for Floating-point Representation	2.90
2.16.4 Arithmetic Operations with Floating-point Numbers	2.91
<i>Summary</i>	2.95
<i>Multiple Choice Questions</i>	2.98
<i>Questions</i>	2.99
<i>Problems</i>	2.100

CHAPTER 3	DIGITAL LOGIC	3.1
3.1	Basic Gates	3.1
3.1.1	OR Gate	3.2
3.1.2	AND Gate	3.3
3.1.3	NOT Gate	3.5
3.1.4	NAND Gate	3.6
3.1.5	NOR Gate	3.9
3.1.6	EXCLUSIVE-OR Gate	3.11
3.1.7	EXCLUSIVE-NOR Gate	3.13
3.2	Positive Logic and Negative Logic	3.17
3.3	Inhibit Circuits	3.19
3.4	7400-Series Integrated Circuits	3.20
3.5	ANSI/IEEE Standard Logic Symbols	3.24
3.6	Pulsed Operation of Logic Gates	3.25
	<i>Summary</i>	3.37
	<i>Multiple Choice Questions</i>	3.38
	<i>Questions</i>	3.39
	<i>Problems</i>	3.40
CHAPTER 4	COMBINATIONAL LOGIC DESIGN	4.1
4.1	Combinational Circuits	4.1
4.2	Boolean Laws and Theorems	4.3
4.2.1	Law of Intersection	4.4
4.2.2	Law of Union	4.4
4.2.3	Law of Identity	4.5
4.2.4	Law of Null	4.5
4.2.5	Law of Tautology or Idempotence	4.5
4.2.6	Law of Complement or Negation	4.6
4.2.7	Law of Double Negation or Involution	4.7
4.2.8	Law of Commutation	4.7
4.2.9	Law of Association	4.7
4.2.10	Law of Distribution	4.9
4.2.11	Law of Absorption	4.10
4.2.12	Consensus Theorem	4.11
4.2.13	Transposition Theorem	4.11
4.2.14	De Morgan's Theorem-I	4.12
4.2.15	De Morgan's Theorem-II	4.12
4.3	Sum-of-product and Product-of-sum Form	4.18
4.4	Karnaugh Map (K-Map)	4.26
4.4.1	K-Map Set-Up	4.26
4.4.2	Mapping of 0's and 1's in the Karnaugh Map	4.31

4.4.3	Adjacency Rule	4.32
4.4.4	Grouping of 0's and 1's	4.36
4.4.5	Determination of Simplified Boolean Function in SOP and POS Form	4.37
4.5	Karnaugh Map with 'Don't Care' Conditions	4.40
4.6	Five-Variable Karnaugh Map (K-Map)	4.47
4.7	Six-Variable Karnaugh Map (K-Map)	4.49
4.8	Quine–McCluskey Minimization Procedure	4.53
4.8.1	Reduction Techniques	4.55
4.8.2	Petrick's Method	4.59
4.9	Map-Entered Variable Method	4.64
4.10	Realization of Circuit using NAND/NOR Gates Only	4.68
4.10.1	AND/OR Conversion to NAND/NAND Networks	4.68
4.10.2	AND/OR Conversion to NOR/NOR Networks	4.69
4.11	Hazards	4.71
4.11.1	Static Hazards	4.73
4.11.2	Static-1 Hazards	4.74
4.11.3	Static-0 Hazard	4.75
4.11.4	Dynamic Hazard	4.77
	<i>Summary</i>	4.95
	<i>Multiple Choice Questions</i>	4.98
	<i>Questions</i>	4.99
	<i>Problems</i>	4.100
CHAPTER 5	LOGIC CIRCUIT DESIGN: ARITHMETIC OPERATION	5.1
5.1	Combinational Circuits	5.1
5.2	Binary Adder	5.7
5.2.1	Half-Adder	5.8
5.2.2	Full-Adder	5.12
5.3	Binary Subtractor	5.17
5.3.1	Half-Subtractor	5.17
5.3.2	Full-Subtractor	5.21
5.4	Binary Parallel Adder	5.25
5.5	The Look-Ahead Carry Binary Adders	5.28
5.6	Combinational Circuit For Complements	5.29
5.6.1	One's Complement	5.31
5.6.2	Two's Complement using Binary Parallel Adder	5.35
5.6.3	Multifunction from Binary Parallel Adder	5.36
5.7	Binary Subtractor using Parallel Adder	5.37
5.7.1	Subtraction with One's Complement	5.37
5.7.2	Subtraction with Two's Complement	5.39

5.8	Binary Multiplier	5.40
5.9	Binary Divider	5.42
5.10	BCD Adder	5.45
5.11	BCD Subtractor using BCD Adder	5.48
5.11.1	Nine's Complement	5.48
5.11.2	Subtractor using Nine's Complement	5.49
5.11.3	Ten's Complement	5.51
5.11.4	Subtractor using Ten's Complement	5.53
5.12	Excess-3 (XS-3) Code Adders	5.55
5.13	Excess-3 (XS-3) Code Subtractor	5.57
5.14	Comparator	5.59
5.15	Parity Generator	5.66
5.15.1	Even-Parity Generator	5.67
5.15.2	Odd-Parity Generator	5.68
5.15.3	Even-Parity Bit Receiver	5.70
5.15.4	Odd-Parity Bit Receiver	5.70
5.16	Code Converter	5.71
5.17	Arithmetic Logic Unit	5.86
5.17.1	Arithmetic Unit Design	5.86
5.17.2	Logic Unit Design	5.94
5.17.3	Status Register	5.99
	<i>Summary</i>	5.101
	<i>Multiple Choice Questions</i>	5.102
	<i>Questions</i>	5.104
	<i>Problems</i>	5.104
CHAPTER 6	LOGIC CIRCUIT DESIGN: DATA PROCESSING	6.1
6.1	Introduction	6.1
6.2	Decoders	6.2
6.2.1	One-to-Two Line Decoder	6.3
6.2.2	Two-to-Four Line Decoder	6.4
6.2.3	Three-to-Eight Line Decoder	6.6
6.2.4	BCD-to-Decimal Decoder	6.8
6.2.5	Combinational Circuit using Decoder	6.11
6.2.6	Cascading of Decoders	6.15
6.3	Encoders	6.19
6.3.1	Four-to-Two Line Binary Encoder	6.20
6.3.2	Four-to-Two Line Priority Encoder	6.20
6.3.3	Octal-to-Binary Encoder	6.22
6.3.4	Octal-to-Binary Priority Encoder	6.23
6.3.5	Decimal-to-BCD Encoder	6.25
6.3.6	Decimal-to-BCD Priority Encoder	6.26

6.4	Multiplexers	6.27
6.4.1	Two-to-One Multiplexer	6.28
6.4.2	Four-to-One Multiplexer	6.29
6.4.3	Eight-to-One Multiplexer	6.30
6.4.4	Sixteen-to-One Multiplexer	6.32
6.4.5	Cascading of Multiplexers	6.33
6.4.6	Cascading of Multiplexers using Enable	6.38
6.4.7	Combinational Circuit using Multiplexer	6.41
6.5	Demultiplexers	6.47
6.5.1	One-to-Two Line Demultiplexer	6.47
6.5.2	One-to-Four Line Demultiplexer	6.48
6.5.3	One-to-Eight Line Demultiplexer	6.49
6.5.4	Cascading of Demultiplexers	6.50
6.5.5	Cascading of Demultiplexers using Enable	6.54
6.5.6	Combinational Circuit using Demultiplexer	6.57
6.6	List of IC's	6.61
	<i>Summary</i>	6.63
	<i>Multiple Choice Questions</i>	6.64
	<i>Questions</i>	6.65
	<i>Problems</i>	6.66
CHAPTER 7	FLIP-FLOPS	7.1
7.1	Introduction	7.1
7.2	Basic Bistable Element	7.3
7.3	SR Latch	7.4
7.3.1	SR Latch using NOR Gates	7.4
7.3.2	Gated SR Latch using NOR Gates	7.6
7.3.3	SR Latch using NAND Gates	7.7
7.3.4	Gated SR Latch using NAND Gates	7.8
7.3.5	Characteristic Equation of SR-Latch	7.9
7.3.6	State Transition Diagram of SR Latch	7.10
7.3.7	Excitation Table of SR-Latch	7.10
7.3.8	SR-Flip-Flop with Asynchronous Inputs	7.11
7.4	Triggering of Latches	7.14
7.4.1	Positive (or high) Level Triggering	7.15
7.4.2	Negative (or low) Level Triggering	7.15
7.4.3	Positive (or leading or rising) Edge Triggering	7.16
7.4.4	Negative (or low) Level Triggering	7.16
7.4.5	Generation of Spikes	7.16
7.4.6	Generation of Pulse at Rising Edge of Clock Pulse	7.17

7.4.7	Generation of Pulse at Falling Edge of Clock Pulse	7.17
7.4.8	Latch Versus Flip-Flop	7.18
7.5	D-Flip-Flop	7.18
7.5.1	Characteristic Equation of D-Flip-Flop	7.20
7.5.2	State Transition Diagram of D-Flip-Flop	7.21
7.5.3	Excitation Table of D-Flip-Flop	7.21
7.6	Flip-Flop Timing	7.22
7.7	JK-Flip-Flop	7.23
7.7.1	Characteristic Equation of JK-Flip-Flop	7.25
7.7.2	State Transition Diagram of JK-Flip-Flop	7.26
7.7.3	Excitation Table of JK-Flip-Flop	7.26
7.8	T-Flip-Flop	7.27
7.8.1	Characteristic Equation of T-Flip-Flop	7.28
7.8.2	State Transition Diagram of T-Flip-Flop	7.29
7.8.3	Excitation Table of T-Flip-Flop	7.29
7.9	Race Around Condition	7.29
7.10	Master-Slave Flip-Flop	7.30
7.11	Edge-Triggered Flip-Flop	7.32
7.12	Conversion of Flip-Flops	7.33
7.13	List of Flip-Flop ICs	7.50
	<i>Summary</i>	7.52
	<i>Multiple Choice Questions</i>	7.55
	<i>Questions</i>	7.56
	<i>Problems</i>	7.57
CHAPTER 8	DESIGN OF SEQUENTIAL CIRCUITS	8.1
8.1	Introduction	8.1
8.2	Notations	8.2
8.3	Moore and Mealy Sequential Circuit	8.3
8.4	State Reduction	8.18
8.4.1	Equivalence Groups	8.18
8.4.2	Implication Chart	8.26
8.5	State Assignment	8.35
8.6	Design of Clock Sequential Circuit	8.41
8.7	Asynchronous Sequential Circuit	8.71
8.8	Analysis of Asynchronous Sequential Circuit	8.72
8.8.1	Fundamental Mode Asynchronous Sequential Circuit without Latches	8.72
8.8.2	Pulse Mode Asynchronous Sequential Circuit with Latches	8.82

8.9 Problems in Asynchronous Sequential Circuit	8.85
8.9.1 Cycles	8.85
8.9.2 Races	8.85
8.9.3 Critical Races	8.85
8.9.4 Non-critical Races	8.86
8.9.5 Hazards	8.86
8.9.6 Essential Hazards	8.86
8.10 Asynchronous Sequential Circuit Design	8.86
8.11 Algorithmic State Machines	8.93
8.11.1 State Box	8.94
8.11.2 Decision Box	8.95
8.11.3 Conditional Box	8.95
8.12 Realization of ASM Charts	8.99
8.12.1 Traditional Synthesis from an ASM Chart	8.99
8.12.2 Multiplexer Controller Method	8.101
<i>Summary</i>	8.103
<i>Multiple Choice Questions</i>	8.105
<i>Questions</i>	8.106
<i>Problems</i>	8.106
CHAPTER 9 REGISTERS	9.1
9.1 Introduction	9.1
9.2 Registers	9.2
9.2.1 Four-bit Latch	9.2
9.2.2 Register	9.3
9.3 Register with Parallel Load	9.5
9.4 Shift Register	9.8
9.5 Serial-In, Serial-Out Shift Register	9.9
9.5.1 Left-shift Serial-in, Serial-out Register with D-flip-flop	9.9
9.5.2 Left-shift SISO Register with SR-flip-flop	9.11
9.5.3 Left-shift SISO Register with Asynchronous Loading	9.12
9.5.4 Right-Shift SISO Register	9.16
9.5.5 Bidirectional SISO Register	9.19
9.6 Serial-In, Parallel-Out Shift Register	9.23
9.7 Parallel-In, Serial-Out, Shift Register	9.24
9.7.1 PISO Left-Shift Register	9.24
9.7.2 PISO, Right-Shift Register	9.26

9.8	Universal Shift Register	9.27
9.9	Ring Counter	9.30
9.10	Johnson Counter	9.31
9.10.1	Controlled Circuit of Switch-Tail Ring Counter (or Twisted-Ring Counter) or Johnson Counter	9.32
9.10.2	Decoding Count of Johnson Counter	9.33
9.11	Serial Adder	9.34
9.12	Sequence Generator	9.36
9.13	Sequence Detector	9.38
9.14	List of Shift Register ICs	9.42
	<i>Summary</i>	9.43
	<i>Multiple Choice Questions</i>	9.43
	<i>Questions</i>	9.45
	<i>Problems</i>	9.46

CHAPTER 10 COUNTERS 10.1

10.1	Introduction	10.1
10.2	Asynchronous or Ripple Counter	10.2
10.2.1	Modulus-4 Asynchronous (Ripple) Up Counter	10.2
10.2.2	Modulus-3 Asynchronous (Ripples) Up Counter with Decoded Output	10.5
10.2.3	Modulus-4 Asynchronous (Ripples) Down Counter	10.6
10.2.4	Modulus-4 Asynchronous (Ripples) Up/Down Counter	10.8
10.2.5	Modulus-8 Asynchronous (Ripples) Up Counter	10.10
10.2.6	Modulus-8 Asynchronous (Ripples) Down Counter	10.12
10.2.7	Modulus-8 Asynchronous (Ripples) Up/Down Counter	10.14
10.2.8	Modulus-16 Asynchronous (Ripples) Up/Down Counter	10.16
10.3	Asynchronous Counter with Parallel Load	10.21
10.4	Modulus-M Asynchronous Counter	10.22
10.5	Synchronous Counter	10.28
10.5.1	Modulus-4 Synchronous Up Counter	10.28
10.5.2	Modulus-4 Synchronous Down Counter	10.29
10.5.3	MOD-4 Synchronous UP/Down Counter	10.30
10.5.4	Modulus-8 Synchronous Up Counter	10.32
10.5.5	Modulus-8 Synchronous Down Counter	10.35
10.5.6	Modulus-8 Synchronous UP/Down Counter	10.37
10.6	Synchronous Counter with Parallel Load	10.39

10.7 Cascading of Counters	10.50
10.7.1 Modulus-6 Counter	10.51
10.7.2 Modulus-10 Counter	10.52
10.8 Self-Correcting Counters	10.58
10.9 Sequence Generator	10.64
10.10 List of Counter ICs	10.68
<i>Summary</i>	<i>10.69</i>
<i>Multiple Choice Questions</i>	<i>10.71</i>
<i>Questions</i>	<i>10.73</i>
<i>Problems</i>	<i>10.73</i>
CHAPTER 11 MEMORY	11.1
11.1 Introduction	11.1
11.2 Memory Basics	11.5
11.2.1 Memory Address	11.6
11.2.2 Memory Operation	11.9
11.2.3 Capacity	11.10
11.3 Classification of Memory Devices	11.13
11.3.1 Design Technology	11.13
11.3.2 Access of Memory Location	11.13
11.3.3 Physical Characteristics	11.14
11.3.4 Operational Principle	11.15
11.4 Read-Only Memory	11.16
11.4.1 Design Procedure of ROM	11.18
11.5 Programmable Logic Device (PLD)	11.20
11.5.1 Programmable Read-Only Memory	11.22
11.5.2 Design Procedure of PROM	11.23
11.5.3 Programmable Array Logic	11.24
11.5.4 Design Procedure of PAL	11.25
11.5.5 Programmable Logic Array	11.28
11.5.6 Design Procedure of PLA	11.28
11.5.7 Programming Mechanisms	11.36
11.5.8 Complex-Programmable Logic Device	11.41
11.5.9 Field-Programmable Gate Array	11.41
11.6 Random Access Memory	11.44
11.6.1 Static Random Access Memory	11.45
11.6.2 Dynamic Random Access Memory	11.48
11.6.3 Types of DRAM	11.53
11.7 First-in First-out Memory	11.54
11.8 Last-in First-out Memory	11.55
11.9 Associative Memory or Content Address Memory	11.59
11.9.1 Match Logic	11.61

11.10	Memory Expansion	11.63
11.10.1	Word Size Expansion	11.63
11.10.2	Word Capacity Expansion	11.67
11.10.3	Word Size and Capacity Expansion	11.71
	<i>Summary</i>	<i>11.86</i>
	<i>Multiple Choice Questions</i>	<i>11.88</i>
	<i>Questions</i>	<i>11.89</i>
	<i>Problems</i>	<i>11.90</i>
CHAPTER 12	ANALOG-TO-DIGITAL CONVERSION	12.1
12.1	Introduction	12.1
12.2	Variable Resistor Networks	12.2
12.3	Resistive Divider	12.4
12.4	Binary Ladder	12.8
12.4.1	Analog Output of Binary Ladder Network	12.22
12.5	Digital-to-Analog Converter	12.25
12.5.1	Multiple Signals	12.26
12.6	Specifications of a DAC	12.28
12.6.1	Accuracy	12.28
12.6.2	Resolution	12.28
12.6.3	Linearity	12.29
12.6.4	Settling Time	12.29
12.6.5	Temperature Sensitivity	12.29
12.7	Analog-to-Digital Converter	12.32
12.7.1	Quantization and Encoding	12.33
12.8	Simultaneous/Flash ADC	12.33
12.9	Counter Type ADC	12.36
12.10	Continuous ADC	12.38
12.11	Successive Approximation ADC	12.39
12.12	Dual-Slope ADC	12.40
12.13	Specification of ADC	12.42
12.14	DAC and ADC ICs	12.43
	<i>Summary</i>	<i>12.46</i>
	<i>Multiple Choice Questions</i>	<i>12.47</i>
	<i>Questions</i>	<i>12.48</i>
	<i>Problems</i>	<i>12.48</i>
CHAPTER 13	LOGIC DESCRIPTION USING VHDL	13.1
13.1	Introduction	13.1
13.2	HDL Format and Syntax	13.3
13.2.1	Identifiers	13.4
13.2.2	Keywords (Reserved Words)	13.4

13.2.3	Numbers	13.5
13.2.4	Characters, Strings and Bit Strings	13.6
13.2.5	Entity Declaration	13.6
13.2.6	Architecture Body	13.8
13.3	Boolean Description Using VHDL	13.8
13.4	Intermediate Signals	13.9
13.5	Representing Data in VHDL	13.10
13.5.1	Signal	13.10
13.5.2	Variable	13.10
13.5.3	Constant	13.10
13.5.4	Bit Arrays/Bit Vectors	13.11
13.5.5	User-Defined Types	13.12
13.6	Libraries	13.13
13.7	VHDL Operators	13.14
13.7.1	Logic Operators	13.15
13.7.2	Relational Operators	13.15
13.7.3	Shift Operators	13.16
13.7.4	Addition Operators	13.17
13.7.5	Unary Operators	13.18
13.7.6	Multiplying Operators	13.18
13.7.7	Miscellaneous Operators	13.18
13.8	Structural Modelling	13.19
13.8.1	Declarative Part	13.20
13.8.2	Statement Part	13.20
13.9	Data Flow Modeling	13.23
13.9.1	WHEN-ELSE Statement	13.24
13.9.2	WITH-SELECT Signal Assignments	13.26
13.10	Behavioural Modelling	13.27
13.11	Sequential Statements for Behavioural Modelling	13.29
13.11.1	IF Statements	13.29
13.11.2	CASE Statement	13.30
13.11.3	LOOP Statements	13.31
13.11.4	WHILE-LOOP Statement	13.32
13.11.5	FOR-LOOP Statement	13.33
13.11.6	NEXT and EXIT Statement	13.34
13.11.7	WAIT Statement	13.34
13.11.8	NULL Statement	13.35
13.12	Truth Table using VHDL	13.35
13.12.1	Truth Tables Using VHDL: Selected Signal Assignment	13.36
13.13	Logical Operations on Bit Arrays	13.40
13.14	VHDL Subtractor	13.40

13.15	Expanding the Bit Capacity of a Circuit	13.42
13.15.1	VHDL Generate Statement	13.43
13.16	Magnitude Comparator	13.43
13.17	VHDL BCD-to-Binary Code Converters	13.45
13.18	VHDL Seven-Segment Decoder/Driver	13.45
13.19	VHDL Encoder	13.47
13.20	VHDL Mux and DeMux	13.48
13.21	Sequential Circuits Using VHDL	13.49
13.21.1	The D Latch	13.51
13.22	Edge-Triggered Devices	13.51
13.22.1	D-Flip Flop	13.53
13.23	VHDL Circuit with Multiple Components	13.54
13.24	Basic Counters using VHDL	13.55
13.24.1	State Transition Description Methods	13.55
13.24.2	State Descriptions in VHDL	13.55
13.24.3	Behavioural Description	13.56
13.25	Full-Featured Counters in VHDL	13.57
13.26	Wiring VHDL Modules Together	13.59
13.26.1	Decoding the VHDL MOD-5 Counter	13.59
13.27	Registers	13.61
13.27.1	VHDL SISO Register	13.61
13.27.2	VHDL PISO Register	13.62
13.28	VHDL Ring Counters	13.63
	<i>Summary</i>	<i>13.64</i>
	<i>Multiple Choice Questions</i>	<i>13.67</i>
	<i>Questions</i>	<i>13.68</i>
	<i>Problems</i>	<i>13.68</i>
CHAPTER 14	DIGITAL LOGIC FAMILIES	14.1
14.1	Introduction	14.1
14.2	Logic Families	14.2
14.2.1	Bipolar Logic Family	14.2
14.2.2	Unipolar Logic Family	14.2
14.2.3	Requirement of a Logic Family	14.3
14.3	Digital IC Specifications	14.3
14.3.1	Threshold Voltage	14.4
14.3.2	Propagation Delay	14.4
14.3.3	Power Dissipation	14.4
14.3.4	Speed Power Product	14.5
14.3.5	Voltage and Current Parameters	14.5
14.3.6	Fan-out	14.6

14.3.7	Fan-in	14.7
14.3.8	Noise Immunity	14.7
14.4	Transistor-Transistor Logic	14.9
14.4.1	The Bipolar Junction Transistor	14.9
14.4.2	TTL Inverter	14.10
14.4.3	TTL NAND Gate	14.12
14.4.4	TTL NOR Gate	14.14
14.5	TTL Parameters	14.16
14.5.1	Current Sinking	14.16
14.5.2	Current Sourcing	14.16
14.5.3	Floating Inputs	14.17
14.5.4	TTL Loading and Fan-out	14.18
14.5.5	Unit Load	14.19
14.6	Open-Collector Gates	14.19
14.6.1	Wired AND Operation	14.21
14.6.2	Three-state TTL	14.21
14.6.3	Buffer/Drivers	14.23
14.6.4	Schottky TTL	14.23
14.7	TTL Subfamilies	14.25
14.7.1	Standard TTL, 74 Series	14.25
14.7.2	Low-power TTL, 74L Series	14.26
14.7.3	High-speed TTL, 74H Series	14.26
14.7.4	Schottky TTL, 74S Series	14.26
14.7.5	Low-power Schottky TTL, 74LS Series	14.26
14.7.6	Advanced Schottky TTL, 74AS Series	14.27
14.7.7	Advanced Low-power Schottky TTL, 74ALS Series	14.27
14.7.8	Fast TTL, 74F Series	14.27
14.8	External Drive for TTL Loads	14.27
14.8.1	Switch Drive	14.28
14.8.2	Size of Pull-Up Resistance	14.28
14.8.3	Transistor Drive	14.28
14.8.4	Operational Amplifier Drive	14.28
14.8.5	Comparator Drive	14.29
14.9	TTL Driving External Loads	14.30
14.9.1	Supply Voltage Different from +5 V	14.30
14.10	Integrated Injection Logic	14.31
14.10.1	IIL OR I^2L Inverter	14.31
14.10.2	IIL OR I^2L NAND Gate	14.32
14.10.3	IIL OR I^2L NOR Gate	14.33
14.11	Emitter-Coupled Logic	14.34
14.11.1	Basic ECL Circuit	14.35
14.11.2	ECL OR/NOR Gate	14.36

14.11.3	ECL Subfamilies	14.37
14.11.4	Wired OR Connections	14.37
14.11.5	Interfacing ECL Gates	14.38
14.12	MOS Logic	14.38
14.12.1	Symbols and Switching Action of MOS	14.39
14.12.2	Resistor	14.40
14.12.3	NMOS Inverter	14.40
14.12.4	NMOS NAND Gate	14.41
14.12.5	NMOS NOR Gate	14.43
14.13	CMOS Logic	14.44
14.13.1	CMOS Inverter	14.45
14.13.2	CMOS NAND Gate	14.46
14.13.3	CMOS NOR Gate	14.48
14.13.4	Buffered and Un-buffered Gates	14.51
14.13.5	Transmission Gate	14.51
14.13.6	Open Drain and High Impedance Outputs	14.52
14.14	Characteristics of CMOS	14.54
14.15	Dynamic MOS Logic	14.55
14.15.1	Dynamic MOS Inverter	14.56
14.15.2	Dynamic MOS NAND Gate	14.58
14.15.3	Dynamic MOS NOR Gate	14.60
14.16	Interfacing	14.61
14.16.1	TTL to CMOS	14.62
14.16.2	CMOS to TTL	14.63
14.16.3	TTL to ECL	14.64
14.16.4	ECL to TTL	14.64
	<i>Summary</i>	<i>14.65</i>
	<i>Multiple Choice Questions</i>	<i>14.67</i>
	<i>Questions</i>	<i>14.68</i>
CHAPTER 15	CLOCKS AND TIMING CIRCUITS	15.1
15.1	Introduction	15.1
15.1.1	Astable Multivibrator	15.1
15.1.2	Monostable Multivibrator	15.2
15.1.3	Bistable Multivibrator	15.2
15.2	Logic Gates in Timing Circuits	15.3
15.2.1	Astable (Free-running) Multivibrator	15.3
15.2.2	Monostable Multivibrator	15.5
15.3	Operational Amplifier	15.6
15.4	Schmitt Trigger (Regenerative Comparator)	15.9
15.4.1	Limiting Output Voltage	15.10

15.5	Astable Multivibrator using OP-AMP	15.12
15.6	Monostable Multivibrator using OP-AMP	15.14
15.7	Timer 555	15.16
15.8	Monostable Multivibrator using Timer	15.18
	15.8.1 Operation of the Monostable Multivibrator	15.18
15.9	Astable Multivibrator Using Timer	15.21
	15.9.1 Duty Cycle	15.26
	<i>Summary</i>	15.27
	<i>Multiple Choice Questions</i>	15.29
	<i>Questions</i>	15.29
	<i>Problems</i>	15.30

Bibliography B.1

Index I.1

About the Authors

D. P. Kothari is presently Director Research of Gaikwad Patil Group of Institutions, Nagpur. He obtained his B.E. (Electrical) in 1967, M.E. (Power Systems) in 1969 and Ph.D. in 1975 from Birla Institute of Technology and Sciences (BITS), Pilani, Rajasthan. From 1969 to 1977, he was involved in teaching and development of several courses at BITS Pilani. Prior to assuming charge as Director Research of GPPI, Nagpur, Dr Kothari served as Vice Chancellor, VIT, Vellore, Director-In-Charge and Deputy Director (Administration) as well as Head in the Centre of Energy Studies at the Indian Institute of Technology Delhi, and



as Principal, Visvesvaraya Regional College of Engineering, Nagpur. He was also a visiting professor at the Royal Melbourne Institute of Technology, Melbourne, Australia, during 1982–83 and 1989, for two years. He was also a NSF Fellow at Purdue University, Indiana, USA, in 1992.

Dr Kothari, who is a recipient of the most Active Researcher Award, has published and presented 780 research papers in various national as well as international journals, conferences, guided 42 Ph.D. scholars and 65 M.Tech students, and has authored 38 books in various allied areas. He has delivered several keynote addresses and invited lectures at both national and international conferences. He has also delivered 42 video lectures on YouTube with maximum of 40,000 hits!

Dr Kothari is a Fellow of the National Academy of Engineering (FNAE), Fellow of Indian National Academy of Science (FNASc), Fellow of Institution of Engineers (FIE), Fellow IEEE and Hon. Fellow ISTE.

His many awards include the National Khosla Award for Lifetime Achievements in Engineering (2005) from IIT, Roorkee. The University Grants Commission (UGC), Government of India, has bestowed the UGC National Swami Pranavandana Saraswati Award (2005) in the field of education for his outstanding scholarly contributions.

He is also the recipient of the Lifetime Achievement Award (2009) conferred by the World Management Congress, New Delhi, for his contribution to the areas of educational planning and administration. Recently he has received Excellent Academic Award at IIT Guwahati by NPSC–2014.



J. S. Dhillon is presently working as a Professor in Electrical and Instrumentation Engineering Department at Sant Longowal Institute of Engineering and Technology, Longowal, where he also served as Head of Electrical and Instrumentation Engineering Department (October 2002–October 2005), Dean (Academics) (March 2010–June 2012) and Head of Computer Science and Engineering Department (July 2012–October 2013). Earlier, he served as an Assistant Professor (December 1992– July 2002) Giani Zail Singh College of Engineering, Technology, Bathinda, Lecturer (July 1987–November 1992), Thapar Institute of Engineering and Technology, Patiala.

He received his B.E. (Electrical) (1983) from Guru Nanak Dev Engineering College, Ludhiana (GNDEC), M.E. (Systems) (1987), Punjab Agricultural University, Ludhiana (PAU), Ph.D., (1996) Thapar University, Patiala. His research activities include Micro-processor/Microcontroller applications, Power System Optimization, Neural Networks, Fuzzy Theory and Soft Computing Applications. Professor Dhillon has published and presented 118 research papers in various national and international journals/proceedings/ conferences. He has co-authored two books. He supervised 7 Ph.D., 26 M.E. scholars. He is a member of the Institute of Engineers (India), Life Member, ISTE, Life Member, SSI.